


VERSION HISTORY




K8101 Circuit diagram


Index:

- P01 VERSION HISTORY
- P02 BLOCK DIAGRAM
- P03 POWER TREE
- P04 GPIO ASSIGNMENT
- P05 PMIC
- P06 SOC-SYS
- P07 SOC-GPIO
- P08 LPDDR3
- P09 FLASH
- P10 AUDIO
- P11 USB/T-CARD
- P12 CAMREA
- P13 LCM
- P14 CTP
- P15 KEY/DEBUG
- P16 WIFI+BT
- P17 SENSOR
- P17 AC101

Revision	Description	Date	Drawn	Checked	Approved
Ver 1.0	Release version	2020-03-12			

	AllWinner Technology Co.,Ltd		
	Design Name: A100_B3_AXP707_LPDDR3		
Size: A3	Page Name: 01 VERSION HISTORY	Rev	
Date: Friday, June 12, 2020	Sheet: 1		of: 18

















This part of the circuit cannot be deleted!!!


NOTE: This circuit is used for DDR parameter configuration selection.

GPIO Level (set by the R112 pull-up and R111 pull-down resistance of R117 @20)	GPIO Voltage (Fixed pull-up R110 100k, set the voltage by adjusting pull-down resistance R111)	DDR PARA
0	1.63mV (1K-1K)	DDR PARA 1
0	382mV (2.7K-1K)	DDR PARA 2
0	608mV (5.1K-1K)	DDR PARA 3
0	811mV (8.2K-1K)	DDR PARA 4
0	1050mV (14K-1K)	DDR PARA 5
0	1315mV (27K-1K)	DDR PARA 6
0	1569mV (68K-1K)	DDR PARA 7
0	1800mV (NC)	DDR PARA 8
1	1.63mV (1K-1K)	DDR PARA 9
1	382mV (2.7K-1K)	DDR PARA 10
1	608mV (5.1K-1K)	DDR PARA 11
1	811mV (8.2K-1K)	DDR PARA 12
1	1050mV (14K-1K)	DDR PARA 13
1	1315mV (27K-1K)	DDR PARA 14
1	1569mV (68K-1K)	DDR PARA 15
1	1800mV (NC)	DDR PARA 16

NOTE: This circuit is used for storage media boot selection.

NO.	R1	R2	Boot Select type
1	NC	10K	SMHC0->MLC NAND->SLC NAND
2	10K	1K	SMHC0->SLC NAND->MLC NAND
3	10K	2K2	SMHC0->EMMC_BOOT->EMMC_USER
4	10K	3K9	SMHC0->EMMC_USER->EMMC_BOOT
5	6K8	4K7	SMHC0->SPI NOR
6	6K8	6K8	SMHC0->SPI NAND






A100-BGA








GPIO use guide:


1. Note that the voltage of SOC GPIO must matches the external IO voltage.
2. The pull up voltage of the GPIO is selected to correspond to the power field voltage of GPIO.



Allwinner Technology Co., Ltd			
Design Name	A100_B3_AXP707_LPDDR3		
Doc No	Page Name	07 SOC-GPIO	
Date	Thursday, April 01, 2021	Sheet	7 of 18


LPDDR4





Allwinner Technology Co., Ltd
 Design Name: **A100_B3_AXP707_LPDDR3**
 Size: **A3** Page Name: **08 LPDDR3** Rev: _____
 Date: **Thursday, April 01, 2021** Sheet: **8** of **18**

- [7] +MMIO-DS
- [7] +MMIO-CLK
- [7] +MMIO-CMD
- [7] +MMIO-RST
- [7] +MMIO-D[7-0]


- [7] NWE
- [7] NALE
- [7] NCLE
- [7] NRE
- [7] NCS0
- [7] NRB0
- [7] NDQ[7-0]



EMMC





BGA FLASH(BGA132)





		Design Name	
		A100_B3_AXP707_LPDDR3	
Size	Page Name	Rev	
A3	09 NAND/EMMC		
Date:	Friday, November 08, 2020	Sheet	9 of 18


HEADPHONE



SPEAKER Default:R-OUT,SINGLE,SPEAKER




MIC




Component	Diferential	single-ended
R1 R2 C1	USE	NC
C3 D1		NC
C2	33pF	0R
R3	1.5K	1K

Allwinner Technology Co., Ltd
 Design Name: **A100_B3_AXP707_LPDDR3**
 Sca: **A3** Page Name: **10 AUDIO** Rev:
 Date: **Friday, November 08, 2020** Sheet: **10** of **18**


SD CARD




POGO



USB





		Allwinner Technology Co., Ltd	
		Design Name: A100_B3_AXP707_LPDDR3	
Size: A3	Page Name: 11 USB/CARD	Rev:	
Date: Friday, November 08, 2020		Sheet: 11	of: 18







MCSIA-D0[P/N]
MCSIA-D1[P/N]
MCSIA-D2[P/N]
MCSIA-D3[P/N]
MCSIA-CLK[P/N]
Differential pairs
20~100 ohm

MCSIB-D0[P/N]
MCSIB-D1[P/N]
MCSIB-D2[P/N]
MCSIB-D3[P/N]
Differential pairs
20~100 ohm

NOTE:
Because GC2385 and GC5025 has the same I2C address,
GC2385 and GC5025 cannot be used at the same time.






- NOTE:**
- 1.The working voltage and current of power need determine according to the peripheral specification.
 - 2.AFVCC-CSI has timing requirements, don't share the same power with DVDD-CSI.
 - 3.The front and rear cameras need to consider the compatibility of DVDD-CSI voltage.




			AllWinner Technology Co., Ltd	
			Design Name	A100_B3_AXP707_LPDDR3
Size	Page Name	Rev		
A3	12 CAMERA			
Date:	Friday, November 08, 2020	Sheet	12	of 18


- [7] LCD-D02 << MP1DSIO-DP1
- [7] LCD-D03 << MP1DSIO-DM0
- [7] LCD-D04 << MP1DSIO-SCT
- [7] LCD-S06 << MP1DSIO-DP3
- [7] LCD-D08 << MP1DSIO-DQ0
- [7] LCD-D10 << MP1DSIO-SP2
- [7] LCD-D11 << MP1DSIO-DM2
- [7] LCD-D12 << MP1DSIO-SPT
- [7] LCD-D13 << MP1DSIO-SMT
- [7] LCD-RST << LCD-RST
- [7] LCD-PWM << LCD-LEN
- [7.13.14] TWID-SCK << TP-SCK
- [7.13.14] TWID-SDA << TP-SDA
- [7.13.14] CTP-INT << TP-INT
- [7.13.14] CTP-RST << TP-RST



LCD POWER






BACKLIGHT




Allwinner Technology Co., Ltd		
Design Name	A100_B3_AXP707_LPDDR3	
Size	Page Name	Rev
A3	13 LCM	
Date	Friday, November 08, 2020	Sheet 13 of 18

KEY



SHIELD


SOCLDDBLPMU mask clamp



CPUX DEBUG




NOTE: Mark Signal Name Silkscreen On PCB Board




NOTE: Mark Signal Name Silkscreen On PCB Board

CPUS DEBUG




ASSEMBLE






FEL



Aliwinner Technology Co., Ltd			
Design Name: A100_B3_AXP707_LPDDR3			
Size: AD	Page Name: 15 KEY/DEBUG	Rev	
Date: Thursday, April 01, 2021	Sheet: 15	of 18	




- [7] WL_SDIO_CMD << WL_SDIO_CMD
- [7] WL_SDIO_D0 << WL_SDIO_D0
- [7] WL_SDIO_D1 << WL_SDIO_D1
- [7] WL_SDIO_D2 << WL_SDIO_D2
- [7] WL_SDIO_D3 << WL_SDIO_D3
- [7] WL_SDIO_CLK << WL_SDIO_CLK
- [7.15] WL_PMU_EN << WL_RESETN
- [7.15] WL_WAKE_AP << WL_WAKE_AP
- [8] AP_CK32K_OUT << XTALIN
- [7.15] BT_WAKE_AP << BT_WAKE_AP
- [7] BT_PCM_CLK << BT_PCM_CLK
- [7] BT_PCM_DIN << BT_PCM_DIN
- [7] BT_PCM_DOUT << BT_PCM_DOUT
- [7] BT_PCM_SYNC << BT_PCM_SYNC
- [7.15] AP_WAKE_BT << AP_WAKE_BT
- [7.15] BT_RST_N << BT_RST_N
- [7] BT_UART_TX << BT_UART_TX
- [7] BT_UART_RX << BT_UART_RX
- [7] BT_UART_RTS << BT_UART_RTS
- [7] BT_UART_CTS << BT_UART_CTS
- [8] AP_CK32K_OUT << AP_CK32K



NOTE:

XR829 24M Crystal source	A	B	C	D
Crystal	NC	NC	24M-16pF-10PPM	CW12=20pF, CW13=20pF
DCXO-RFLCK	0R	0R	NC	CW12=0R, CW13=NC




AllWinner Technology Co., Ltd


Design Name: **A100_B3_AXP707_LPDDR3**

Size: A3 Page Name: **16 WiFi+BT** Rev: _____

Date: **Thursday, April 01, 2021** Sheet: **16** of **18**




ALS Sensor




I2C Address: 0x48


ALS Sensor CON




Hall switch



Motor




3axis G-sensor



I2C Address: 0x19

Gyro Sensor



Allwinner Technology Co., Ltd		
Design Name	A100_B3_AXP803_LPDDR3	
Doc No	Page Name	Rev
A3	17 SENSOR	
Date:	Friday, November 08, 2020	Sheet 17 of 18